Abstract-Repeaterless low swing on-chip interconnects require clock synchronization circuits at the receiver to sample the incoming low swing data. While a clock of the correct frequency is generally available from the clock grid, the correct phase still needs to be recovered. Mesochronous retiming circuits are used to generate a sampling clock positioned at the center of the data eye. In this work, we discuss the settling behaviour of such mesochronous synchronizers. We first show that intersymbol interference can cause an indefinite increase in the settling time of the synchronizer. This occurs when the initial phase of the clock is within the horizontally closed region of the data eye. Next, we model the synchronizer system as a Markov chain with absorbing states and determine the mean absorption time which is indicative of the mean settling time of the circuit. The model predictions match well with behavioural simulations of the synchronizer. Finally, we suggest ways to reduce the settling time.
I. INTRODUCTION
Repeaterless interconnects with low swing on the line are required to continue the performance scaling of long interconnects while keeping the power consumption low [1] - [3] . Regenerative comparators are used at the receiver to convert the low swing input data to rail-rail levels. While these architectures outperform the repeater inserted links in speed, power as well as routing complexity, they have high latency which can be as high as multiple cycles. Hence, appropriate clock synchronization circuits are needed at the receiver to sample the data correctly [4] , [5] . The front end of the synchronizer is a phase detector which senses the phase difference between the low swing input data and the sampling clock. The synchronizer can derive the sampling clock from the source clock (which is of the correct frequency) either by using a delay line [5] or by using phase interpolation [6] . This work discusses the settling time of these synchronizers in the presence of Inter-Symbol Interference (ISI). Fig. 1 shows the block diagram of a repeaterless interconnect system. The delay of the interconnect is expressed as (n+λ)T , where n is a non negative integer, λ is a real number taking values in [0,1) and T is the system clock period. The initial phase error is a continuous variable taking values in [0, 2π). When the initial phase error is less than π (more than π), the circuit achieves lock by decreasing (increasing) the phase to 0 (2π). The settling time of the synchronizer depends 
on the gain of the system and the initial phase error. This settling time can be expressed as
where α is the data activity factor, K P D , K V C and K CP are the gains of the phase detector, the phase modulator and the charge pump respectively, and φ error is the initial phase error. However, when the data is corrupt with inter-symbol interference (ISI), and when the initial phase error lies in a small window around π, this expression for the settling time is not valid. This is due to the fact that the output of the phase detector in these conditions is randomized by the jitter in the data and the phase error information is lost. This extends the settling time t s indefinitely till the system escapes this window of susceptibility W. The size of the window W depends on the amount of ISI introduced by the interconnect. Typical systems on chip can have hundreds of long interconnects [7] , [8] , and a horizontal eye opening of about 85% is not pessimistic [1] , [3] . If the initial clock position is assumed to be uniformly distributed, then there is a 15% chance that the synchronizer wakes up with its initial phase in this window of uncertainty, making it important to study and understand this problem. Circuit level simulations show that the system can remain stuck in the window for thousands of cycles. Fig. 2 shows the eye diagram at the receiver input of a typical low swing interconnect. Here, T w is the width of the window W. Fig. 3 shows the control voltage of a coarse-fine type synchronizer [5] when the circuit is stuck with its clock in this window. The simulation was done in UMC 130 nm CMOS technology, with a 10 mm interconnect and a low swing current mode transmitter with capacitive pre-emphasis [1] .
In this paper we study this phenomenon in detail and model the synchronizer system as a Markov chain with absorbing states. The transitions of the chain represent the phase corrections done by the synchronizer. The direction of phase update in each cycle depends on the ISI, and hence, the input data. The model fits the data obtained from behavioural simulations and provides useful insights into the dynamics of the system. We show that by introducing a small mismatch in the relative strengths of the UP and DN updates the settling time can be reduced considerably. Alternately, an appropriately designed training sequence can bias the synchronizer at the receiver to one of the directions to reduce the settling time. These techniques are then confirmed with circuit level simulations. The paper is organized as follows. Section II describes the working of phase detectors in the presence of inter-symbol interference and explains the increase in settling time. The modelling of the synchronizer as a Markov chain with absorbing states is described in Section III. Further, the effects of UP and DN mismatch on the settling time are also discussed. Simulation results and discussions are presented in Section IV. Section V then concludes the the paper.
II. WORKING OF PHASE DETECTORS IN THE WINDOW OF SUSCEPTIBILITY

A. The Alexander phase detector
The timing diagram of the Alexander phase detector is shown in Fig. 4 [9] . The phase detector takes 2 samples per bit period and takes a binary decision of shifting the clock to the right or left based on the last three samples. When there is no ISI, the phase detector consistently produces either UP or DN pulses. Thus, for a given data activity factor the settling time can be calculated deterministically. Fig . 5 shows the timing diagram of the Alexander phase detector when the data is corrupt with ISI and the initial phase error is close to π radians. ISI in the interconnect causes jitter in the data. Hence, the sample of the data close to the data transition (which is the deciding sample) causes the phase detector to generate UP and DN signals depending solely on the data stream (ISI) and not on the average data arrival time. Thus, the phase detector loop can remain stuck in this region indefinitely. 
B. The Hogge phase detector
Linear phase detectors like the Hogge phase detector [10] will behave similar to binary phase detectors in the window of susceptibility. In Fig. 6 the characteristics of the Alexander and Hogge phase detector are depicted. The highlighted region shows the window of susceptibility, and within this window the variation of the gain of the phase detector is negligible. Hence, the analysis of the system behaviour in the window of susceptibility is applicable to both these types of phase detectors . 
III. MARKOV MODEL OF THE SYNCHRONIZER
When the binary phase detector is used, the phase detector produces UP/DN pulses every data transition which are converted to an analog control voltage using a charge pump. The control voltage is used to delay the clock (either using a phase interpolator or a delay line). Since the input is binary, the output phase is quantized. Hence, we can discretize the clock position to the step size (δ) of the phase detector loop update. We are particularly interested in the region where the input data eye is closed.
We shall model the system assuming that the ISI is limited to a single previous bit. Fig. 7 illustrates a diagram with 1 bit ISI. In this case, the data signal follows one of two distinct traces. Here, t i is the initial sampling instant of the clock, T w is the width of the window of susceptibility (which is the horizontally closed region of the data eye), γ is the distance to the right edge of the window and V th is the threshold of the samplers in the phase detector.
Assuming that the source outputs 1 and 0 with equal probability, we list the bit combinations that will result in traces A and B respectively which are shown in Table III.   TABLE I POSSIBLE SEQUENCES AND DATA TRACES FOR 1 BIT ISI.
Trace Action
Here LT and RT indicate that the clock is shifted to the left and to the right respectively by a step of size δ. N A indicates no corrective action in that cycle. When all traces are equally likely, P (RT ) = 0.25 = P (LT ) and P (N A) = 0.5. Note that the system escapes the window of susceptibility when, for the first time,
Here, n R and n L are the total number of times the clock position has been shifted to the right and to the left respectively from startup.
We model this system as a one dimensional Markov chain. The states of the Markov chain are the positions of the sampling clock in the window of susceptibility. Once the clock position escapes this window, time taken to lock to center of the eye can be calculated from Eq. 1. Thus, the edge positions of the window are modeled as absorbing states. This makes the model is a Markov chain with absorbing states. Fig. 8 shows the state diagram of the Markov chain for this system. By knowing the state space and transition probabilities of a Markov chain, one can calculate the mean time to absorption from any initial state [11] . We present the details of the calculations of the mean time to absorption (as well as its variance) in Appendix A. The combined plots of the mean time to absorption for the 1 bit ISI example obtained from behavioural simulations and Markov model predictions are shown in Fig. 9 . The model predictions were computed by solving for the mean absorption time of the Markov chain using a linear equation solver, while the behavioural simulations were done using VerilogA. As one would expect the settling time is maximum when the initial sampling phase is at the center of the window of susceptibility. 
A. Effect of offsets in the sampler
Offsets in the sampling flip flops of the phase detector can increase the size of the window of susceptibility. An eye diagram illustrating the effect of offset in the sampler is depicted in Fig. 10 . Note that the offsets directly increase the size of the window of susceptibility. Note that a 10% mismatch in the step size of the left/right shift reduces the mean absorption time by upto 40%. The variance of the time to absorption is of even higher significance as revealed in Fig. 12. Here we see that a small asymmetry in the left and right shift probabilities results in a significant reduction in the variance of the absorption time. To exploit this, we deliberately introduce a mismatch in the UP/DN strengths of the charge pump in the synchronizer to reduce the settling time. Alternately, if allowed by the system, a training sequence that introduces a similar mismatch can be used to reduce the convergence time.
B. Variance of the time to absorption and effect of UP and DN mismatch
IV. RESULTS AND DISCUSSIONS
As discussed before, typical systems on chip can have hundreds of long interconnects and a horizontal eye opening of about 85% results in a 15% chance that a synchronizer wakes up with its initial clock in the window of susceptibility. We use an implementation of a 10mm interconnect with a capacitively coupled transmitter in UMC 130 nm CMOS technology for the Variance of the time to absorption for a symmetric Markov chain and for a chain with a 10% bias to left shift. Note that the y-axis is log scale. simulation experiments. As was shown earlier in Fig. 3 , the circuit can remain stuck in the window of susceptibility W for thousands of cycles. Simulation results of the suggested techniques for reducing the settling time are discussed in this section. Charge pump mismatch can result in increased jitter once the circuit has locked. Hence, if good jitter performance is desired, the introduced mismatch can be switched off after lock has been achieved.
A. Reduction in settling time with charge pump mismatch
B. Reduction in settling time with training sequence
A training sequence that biases the system to either one of the directions can be used to reduce the settling time. One such training sequence is "...0010011100100111...". Note that since the sequence has a minimum run length of 1 bit for a logic '1' and 2 bits for logic '0', the ISI for logic '1' is always more than that for logic '0'. Hence, the phase detector's output in the window of susceptibility is biased towards the left. In Fig. 14, we plot the settling time when the above training sequence is used as well as with random equiprobable binary sequence. Notice the considerable reduction in the settling time when we use the deliberately biased training sequence. One could also use an alternating 1/0 training sequence which reduces the jitter due to ISI to zero. However, random uncorrelated jitter between the transmitter and receiver clocks will still result in a non-zero size of the window of susceptibility. We have discussed how ISI can cause the settling time of mesochronous synchronizers to increase indefinitely. We model the system as a Markov chain with absorbing states. The model predictions of the settling time in terms of the mean absorption time of the Markov chain match well with behavioural simulations. We also suggest ways to considerably reduce the settling time by introducing a relative mismatch in the phase update steps in either direction. This can be achieved by introducing a mismatch in the charge pump or by using appropriately designed training data.
APPENDIX A CALCULATION OF THE MEAN TIME TO ABSORPTION OF A MARKOV CHAIN
The state diagram of the Markov chain representation of the synchronizer system is shown in Fig. 8 . The states corresponding to −T w /2 and T w /2, which are at the edges of the window of susceptibility, are absorbing states. The probability transition matrix P for this Markov chain can be written as To calculate the mean time to absorption (and the variance of the time to absorption), we first write the matrix in the canonical form [11] . This is obtained by reordering the matrix entries to separately aggregate all the transient states and all the absorbing states. This can be written as Here, I t is an identity matrix of same dimensions as Q. Conditioned on the starting position, the mean time to absorption (in terms of the number of steps) is calculated using the following equation.
where, C is a column vector with number of columns equal to the number of transient states, and with all entries as 1. The variance of the time to absorption (in terms of number of steps), conditioned on the starting position, is calculated as
Here, T mean sq is obtained by squaring all the elements of T mean .
